Jotrin Electronics
カート
arrow
備考 合計 (USD) 動作して
loading
製品とショッピングカート
製品とショッピングカート : 0

SOC Verfication.Methodology and Techniques

  • 公開時間: 2018-12-12   サイズ: 4311 Kb   フォーマット: PDF   ダウンロード: 47
  • ラベル :

はじめに

The design capacity that can be realized on a single integrated circuit (IC) at deep sub-micron (DSM) technology levels makes it feasible to integrate all major functions of an end product in a single system-on-a-chip (SOC). But the evolution to SOC design presents challenges to the traditional verification approaches.

This chapter addresses the following topics:

• Technology challenges
• Verification technology options
• Verification methodology
• Testbench creation and migration
• Verification languages
• Verification IP reuse
• Verification approaches
• Verification and device test
• Verification plans
• Example of a reference design
 

カート

アカウント

jotrin03

ライブチャット

sales@jotrin.com